Role at a glance
- Salary
- Not Disclosed
- Location
- Santa Clara, California, United States
- Work arrangement
- On-site
- Employment
- Full-time
- Experience
- 4+ years of design experience in CMOS analog / mixed-signal circuit Design
- Education
- MS in Electrical Engineering or equivalent experience
Spotted an issue?
We’ll check it against the original posting.
Role Summary
The role leads design of CMOS high-speed interface and mixed-signal circuits, including high-speed transceivers and high-frequency PLLs. It supports design work from implementation through productization and includes silicon lab characterization.
What You'll Do
- Lead the design and implementation of high-speed interface circuits.
- Design, simulate, and verify mixed-signal circuits, including high-speed transceivers and high-frequency PLLs.
- Supervise IC circuit and mask designers and provide floorplan and layout guidelines.
- Support lab characterization of silicon and address deep-submicron CMOS circuit-design challenges.
- Take designs through implementation and productization while working with multifunctional teams.
Generated from the employer's posting. Verify important details before applying.
View full postingQualifications
MS in Electrical Engineering or equivalent experience; 4+ years of CMOS analog/mixed-signal circuit design experience; solid understanding of Cadence custom design tools, circuit simulators, and timing analysis tools; experience crafting and mentoring designers; extensive experience with Tx, Rx, CDR, and PLL for high-speed IO interfaces; in-depth understanding of deep-submicron CMOS processes and related circuit design issues; silicon bring-up, debugging, and lab instrumentation experience; experience in Verilog, Matlab, Primetime, and Nanotime; good interpersonal skills and ability to work as a teammate.
Required
- Knowledge of system-level timing budget, signal integrity, and power integrity is a plus.
Original job description
Content provided by the employer
Original job description
Content provided by the employer
NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can take on, and that matter to the world. This is our life’s work, to amplify human creativity and intelligence. Make the choice and join us today!
This is a diverse team working with innovative, ground breaking technology. If you are someone that loves a challenge, come join this complementary team and help move the needle! As a member of our Mixed Signal team, you will lead the design of CMOS high-speed interface circuits and mixed-signal circuits. Strong hands-on experience in the lab with silicon validation, debugging, characterization and bring up.
What you'll be doing:
Lead design and implementation of high speed interface circuit
Design projects include high speed transceivers and high frequency PLLs
Design, simulation, and verification of mixed-signal circuits
Supervise closely IC circuit/mask designers, provide floorplan and layout guidelines
Support lab characterization of silicon
Tackle challenges of circuit design in deep submicron CMOS
Take designs through implementation and productization
Work with multi-functional teams
What we need to see:
MS in Electrical Engineering or equivalent experience
4+ years of design experience in CMOS analog / mixed-signal circuit Design
Solid understanding of Cadence custom design tools, circuit simulator, timing analysis tool
A great teammate with good interpersonal skills
Proven experience in crafting and mentoring designers
Extensive experience in Tx, Rx, CDR, PLL for high speed IO interfaces
In-depth understanding of deep submicron CMOS process and related circuit design issues
Experience in silicon bring-up, debugging and use of lab instrumentation is required
Knowledge in system level timing budget, signal integrity, and power integrity is a plus
Experience in Verilog, Matlab, Primetime, Nanotime
You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.About the company
NVIDIA
Large Enterprise
NVIDIA is a leading technology company renowned for its graphics processing units (GPUs) and innovative computing solutions that enhance visual experiences across multiple platforms, including gaming, scientific research, and artificial intelligence. Founded in 1993, the company has expanded its offerings to include powerful AI frameworks and deep learning platforms, making significant contributions to industries such as gaming, data centers, automotive, and healthcare. NVIDIA's commitment to pushing the boundaries of visual computing continues to drive advancements in both hardware and software, positioning the company at the forefront of emerging technologies and digital transformation.