NVIDIA

NVIDIA

Posted via Workday

Senior Power Analysis and Optimization Engineer

Posted Aug 5, 2026

Role at a glance

Salary
$136K – $264.5K/yr
Location
Santa Clara, California, United States
Work arrangement
On-site
Employment
Full-time
Experience
MS (or equivalent experience) and 5yrs experience OR PHD + 3yr experience
Education
PhD

Spotted an issue?

We’ll check it against the original posting.

Log in to report

Role Summary

AI-generated

The Senior Power Architecture & Optimization Engineer will develop AI- and analytics-driven methods to analyze and optimize energy consumption across NVIDIA GPUs and Tegra SoCs. The role combines power architecture, machine learning, reinforcement learning, data analytics, and LLMs to improve power decisions across full-chip and unit-level designs.

What You'll Do

  • Analyze full-chip and unit-level power using RTL and gate-level power tools and translate findings into design and architectural...
  • Develop and productionize power-aware ML- and reinforcement-learning models and flows for anomaly detection, dynamic power management,...
  • Design and train LLMs using design data, power reports, bug histories, and best practices to interpret power data, identify root causes,...
  • Perform comparative power analysis across workloads, products, and design options to identify trends, anomalies, and optimization...
  • Partner with architecture, performance, software, ASIC design, and physical design teams to interpret power data, root-cause power bugs,...
  • Prototype architectural features in Verilog and automate and scale power-analysis flows and pipelines using Python, Perl, and C++.

Generated from the employer's posting. Verify important details before applying.

View full posting

Qualifications

Requires an MS or equivalent experience with 5 years of experience, or a PhD with 3 years of experience, in EE, CE, CS, or a related field. Requires understanding of energy consumption, power estimation, data movement, and low-power design; familiarity with Verilog and ASIC design principles; experience with power analysis tools; coding and automation skills; and experience or strong interest in machine learning, reinforcement learning, and data analytics.

Required

  • Energy consumption, power estimation, data movement, and low-power design
  • Verilog and ASIC design principles
  • PowerArtist, PrimePower/PrimePower RTL, RTL Architect, or similar tools
  • Machine learning, reinforcement learning, and data analytics
  • Communication and collaboration skills

Preferred

  • Python, Perl, and C++
  • Machine learning, reinforcement learning, and data analytics applied to EDA, architecture, or system-level optimization
  • Building and using LLMs or other foundation models for EDA, power, or architecture workflows

Original job description

Content provided by the employer

We’re looking for a Senior Power Architecture & Optimization Engineer to push the limits of energy efficiency using advanced analytics and AI, including LLMs trained specifically for power analysis.

NVIDIA’s leadership in accelerated computing depends on building the most energy‑efficient GPUs and SoCs in the industry. As AI and graphics workloads scale explosively, we believe that Power Analysis and Optimization driven by AI and LLMs is the future—and a key differentiator for our next generations of GPUs and Tegra SoCs. In this role, you’ll be at the center of that effort—combining power architecture expertise with machine learning, reinforcement learning, data analytics, and large language models (LLMs) to invent new ways to model, analyze, and optimize energy consumption across full‑chip and unit‑level designs.

What You’ll Be Doing:

  • Analyze full‑chip and unit‑level power using internal and industry‑standard RTL and gate‑level power tools, and translate data into concrete design and architectural improvements.

  • Develop and productionize power‑aware models and flows, including ML/RL‑based techniques for anomaly detection, dynamic power management, and design‑space exploration.

  • Design and train new LLMs that “learn the art” of power analysis from design data, power reports, bug histories, and best practices—so they can:

    • Assist engineers in interpreting complex power data

    • Propose likely root causes and candidate fixes

    • Recommend architectural and micro‑architectural optimizations for power

  • Perform comparative power analysis across workloads, products, and design options to identify trends, anomalies, and optimization opportunities that aren’t obvious from first principles alone.

  • Partner closely with Architects, Performance, Software, ASIC Design, and Physical Design teams to interpret power data, root‑cause power bugs, and drive fixes and design changes.

  • Prototype and evaluate new architectural features in Verilog, with a strong focus on their power and energy implications.

  • Automate and scale flows (Python/Perl/C++), and define new pipelines that fast‑track power anomaly detection and close the loop between power data, AI models, and design decisions.

  • Apply AI to power optimization: build and deploy data‑driven models—using machine learning, reinforcement learning, data analytics, and custom LLMs—to recommend or automatically tune power‑efficient configurations and policies.

What We Need To See:

  • MS (or equivalent experience) and 5yrs experience OR PHD + 3yr experience in EE/CE/CS or related fields.

  • Strong understanding of energy consumption, power estimation, data movement, and low‑power design.

  • Familiarity with Verilog and ASIC design principles, and hands‑on experience with tools such as PowerArtist, PrimePower/PrimePower RTL, RTL Architect, or similar.

  • Solid coding and automation skills, preferably in Python, Perl, and C++.

  • Experience or strong interest in machine learning, reinforcement learning, and data analytics, ideally applied to EDA, architecture, or system‑level optimization.

  • Interest or experience in building and using LLMs or other foundation models as engineering copilots—especially for EDA/power/architecture workflows.

  • Excellent communication and collaboration skills to work effectively with cross‑functional design and architecture teams.

  • A genuine desire to bring data‑driven, AI‑assisted decision‑making into power architecture and help shape the energy profile of NVIDIA’s future products.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 26, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

NVIDIA

About the company

NVIDIA

Large Enterprise

NVIDIA is a leading technology company renowned for its graphics processing units (GPUs) and innovative computing solutions that enhance visual experiences across multiple platforms, including gaming, scientific research, and artificial intelligence. Founded in 1993, the company has expanded its offerings to include powerful AI frameworks and deep learning platforms, making significant contributions to industries such as gaming, data centers, automotive, and healthcare. NVIDIA's commitment to pushing the boundaries of visual computing continues to drive advancements in both hardware and software, positioning the company at the forefront of emerging technologies and digital transformation.