Principal Performance and Manufacturing Architect

• Own the physics, from mechanism to margin. Build first-principles models connecting AVF, defect mechanisms, and DVFS transients to field FIT, system-level yield, and DPPM vs. coverage — calibrated per node and population shift — so every margin term in the V/F curve and P-state table is named, sourced, and defensible.

• Set the screen that resolves escapes. Specify ATE and SLT voltage, frequency, and timing conditions that capture worst-case transient VF windows — making it unambiguous whether a marginal defect or timing violation is detected or escapes at every manufacturing stage.

• Make the POR the authoritative source. Author the methodology document for each program and drive alignment across build, product definition, reliability, and test engineering — so every team is making decisions from the same model.

• Prove the model before production. Own the per-release validation plan — split-screen experiments, sample sizes, statistical acceptance criteria, and production monitoring — through QS sign-off.

• BSEE / MSEE / PhD or equivalent experience, with 15+ years in the field.

• Deep, hands-on understanding of how transient VF behavior develops worst-case stress conditions for marginal defects and timing violations — you know the mechanisms, not just the models.

• Demonstrated experience building first-principles models connecting physical parameters to manufacturing outcomes, calibrated through real silicon.

• A clear track record defining manufacturing test specifications on a shipped product, with each margin term explicitly sourced and owned.

• Built and ran silicon validation experiments that proved models from NPI through production, not as a supporting contributor, but as the person who developed and was responsible for the experiments.

• You have applied AI to production engineering workflows — model fitting, anomaly detection, and specification generation — and can describe the outcomes and the guardrails you put in place.

• Worked across the VF specification and manufacturing boundary on multiple nodes and can articulate how your approach evolved as defect populations shifted.

• Led multi-functional alignment on a methodology disagreement and brought the organization to a defensible, shared decision.

• Delivered innovative solutions on programs where the schedule did not allow a second experiment.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 232,000 USD - 368,000 USD.Applications for this job will be accepted at least until September 27, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.