Cisco

Cisco

Posted via Workday

ASIC Core DFT Technical Lead

Apply by Sep 22, 2026

Posted Aug 5, 2026

Role at a glance

Salary
$186.9K – $267.7K/yr
Location
5 Locations, California, United States
Work arrangement
On-site
Employment
Full-time
Experience
Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience
Education
Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience

Spotted an issue?

We’ll check it against the original posting.

Log in to report

Role Summary

AI-generated

The ASIC Technical Lead role is part of Cisco’s Common Hardware Group, which develops silicon, optics and hardware platforms for switching, routing and wireless products. The role leads Design-for-Test strategies and custom IP solutions for Cisco Silicon One ASICs, connecting front-end RTL, physical design and post-silicon validation.

What You'll Do

  • Drive Design-for-Test strategies for complex ASICs.
  • Develop custom DFT logic and IP integration.
  • Bridge front-end RTL, physical design and post-silicon validation.
  • Support testability across bare die, stacked die and new silicon device models.
  • Contribute to ASIC design, development and testing for routing and switching systems.

Generated from the employer's posting. Verify important details before applying.

View full posting

Qualifications

Minimum qualifications include JTAG protocols; scan and BIST architectures, including memory BIST, boundary scan and post-silicon debug; ATPG and EDA tools such as TestMax, Tetramax, Tessent and PrimeTime; SystemVerilog logic equivalency checking; test-timing validation; and Tcl and Python/Perl.

Required

  • JTAG protocols
  • Scan and BIST architectures
  • Memory BIST
  • Boundary scan
  • Post-silicon debug
  • ATPG
  • TestMax, Tetramax, Tessent and PrimeTime
  • SystemVerilog logic equivalency checking

Preferred

  • Verilog design experience
  • Custom DFT logic and IP integration
  • Functional verification
  • DFT CAD development
  • Test architecture, methodology and infrastructure

Original job description

Content provided by the employer

The application window is expected to close on: 09/22/2026

Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

Meet the Team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry. 

Your Impact

As an ASIC Technical Lead, you will stand at the absolute forefront of networking hardware innovation, directly shaping the future of Cisco’s industry-defining Silicon One architecture. By driving cutting-edge Design-for-Test (DFT) strategies and pioneering custom IP solutions, you will bridge the gap between front-end RTL, physical design, and post-silicon validation for some of the world's most complex ASICs. Your technical vision across bare die, stacked die, and new silicon device models will guarantee elite quality and uncompromised testability. Ultimately, your leadership will fuel the next generation of high-performance routing and switching systems deployed across global enterprises, web-scale data centers, and tier-one service providers worldwide.

Minimum Qualifications

  • Bachelors + 8 years of related experience, or Masters + 6 years of related experience, or PhD + 3 years of related experience

  • Experience with Jtag protocols, Scan and BIST architectures, including memory BIST, boundary scan and post silicon debug. 

  • Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime 

  • Prior verification experience including, System Verilog Logic Equivalency checking and validating the Test-timing of the design 

  • Prior experience with Tcl and Python/Perl.

Preferred Qualifications

  • Verilog design experience – developing custom DFT logic & IP integration; familiarity with functional verification

  • DFT CAD development – Test Architecture, Methodology and Infrastructure

Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $186,900.00 to $267,700.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$186,900.00 - $307,800.00

Non-Metro New York state & Washington state:

$166,300.00 - $274,100.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Cisco

About the company

Cisco

Large Enterprise

Cisco is a global leader in networking technology, dedicated to connecting people and devices through innovative solutions. Founded in 1984, the company specializes in the development of hardware and software that enables secure internet communications, including routers, switches, and cybersecurity solutions. With a strong emphasis on cutting-edge research and development, Cisco continually adapts to the evolving digital landscape, empowering businesses to accelerate their digital transformation and improve operational efficiency. Committed to fostering talent, Cisco provides various career opportunities in fields such as engineering, sales, and technology, making it an ideal destination for aspiring professionals.