Role at a glance
- Job function
-
Engineering & R&D Semiconductor & Display Engineering
- Salary
- Not Disclosed
- Location
- Amsterdam, Netherlands
- Experience
- Required Experience: BS/MS in Electrical or Computer Engineering, with 7+ years of ASIC implementation experience and multiple successful tapeouts. Strong experience across physical implementation and signoff, including floorplanning, clock-tree synthesis, STA, timing closure and physical verification. Hands-on experience with Cadence and Siemens implementation and signoff tools. Strong understanding of CMOS, RC-parasitic extraction and key physical design formats and constraints. Experience with low-power design flow. DFT awareness. Advanced FinFET nodes experience (16/12/7/5). Preferred Experience: Experience with custom macro integration. Knowledge of package/PCB co-design, chiplet or 2.5D/3D integration. Exposure to machine-learning-driven implementation flows. RTL coding ability and functional verification experience. Synthesis and DFT experience.
- Education
- BS/MS in Electrical or Computer Engineering
Spotted an issue?
We’ll check it against the original posting.
Role Summary
The ASIC Implementation Specialist works on research and production-scale ASIC projects, helping expand IMC’s ASIC capabilities. The role owns blocks across the RTL-to-GDSII back-end flow and collaborates with RTL design, DFT, packaging and foundry teams.
What You'll Do
- Own blocks through synthesis, floorplanning, clock-tree synthesis, timing optimization and signoff.
- Design floorplans and power grids, including macro and pin placement, area budgeting and clock-tree optimization.
- Drive static timing analysis and timing closure, and develop and validate SDC constraints.
- Prepare designs for signoff through power integrity analysis, physical verification, logic equivalence checking and ECOs.
- Improve implementation flows and build automation and scripts.
- Work with RTL design, DFT, packaging and foundry teams; share expertise through design reviews and documentation.
Generated from the employer's posting. Verify important details before applying.
View full postingQualifications
Required: BS/MS in Electrical or Computer Engineering; 7+ years of ASIC implementation experience and multiple successful tapeouts; physical implementation and signoff experience, including floorplanning, clock-tree synthesis, STA, timing closure and physical verification; hands-on experience with Cadence and Siemens implementation and signoff tools; understanding of CMOS, RC-parasitic extraction, physical design formats and constraints; low-power design flow experience; DFT awareness; and experience with advanced FinFET nodes (16/12/7/5).
Required
- BS/MS in Electrical or Computer Engineering
- 7+ years of ASIC implementation experience and multiple successful tapeouts
- Strong experience across physical implementation and signoff, including floorplanning, clock-tree synthesis, STA, timing closure and...
- Hands-on experience with Cadence and Siemens implementation and signoff tools
- Strong understanding of CMOS, RC-parasitic extraction and key physical design formats and constraints
- Experience with low-power design flow
- DFT awareness
- Advanced FinFET nodes experience (16/12/7/5)
Preferred
- Experience with custom macro integration
- Knowledge of package/PCB co-design, chiplet or 2.5D/3D integration
- Exposure to machine-learning-driven implementation flows
- RTL coding ability and functional verification experience
- Synthesis and DFT experience
Original job description
Content provided by the employer
Original job description
Content provided by the employer
As an ASIC Implementation Specialist in our Global Hardware R&D team, you’ll help expand IMC’s ASIC capabilities, building on our existing technology to accelerate time-to-market.
You’ll work on greenfield projects spanning cutting-edge research and production-scale implementations, with multiple overlapping projects each year. This is an opportunity to help shape the future of ASICs at IMC and contribute to technology that will support our trading systems over the next decade.
Your Core Responsibilities:
- Take ownership of blocks throughout the RTL-to-GDSII back-end flow: synthesis, floorplanning, clock-tree synthesis, timing optimization and signoff.
- Design floorplans and power grids, making key decisions around macro and pin placement, area budgeting and clock-tree optimization.
- Drive STA and timing closure for high-performance designs, developing and validating the SDC constraints needed to achieve design goals.
- Ensure designs are ready for signoff through power integrity analysis, physical verification, logic equivalence checking and ECOs.
- Shape and improve implementation flows around design needs, building automation and scripts that support efficient execution.
- Work closely with RTL design, DFT, packaging and foundry teams, using physical implementation insights to influence and improve RTL.
- Share your expertise through design reviews and clear documentation.
Your Skills and Experience:
Required Experience:
- BS/MS in Electrical or Computer Engineering, with 7+ years of ASIC implementation experience and multiple successful tapeouts.
- Strong experience across physical implementation and signoff, including floorplanning, clock-tree synthesis, STA, timing closure and physical verification.
- Hands-on experience with Cadence and Siemens implementation and signoff tools.
- Strong understanding of CMOS, RC-parasitic extraction and key physical design formats and constraints.
- Experience with low-power design flow.
- DFT awareness.
- Advanced FinFET nodes experience (16/12/7/5).
Preferred Experience:
- Experience with custom macro integration.
- Knowledge of package/PCB co-design, chiplet or 2.5D/3D integration.
- Exposure to machine-learning-driven implementation flows.
- RTL coding ability and functional verification experience.
- Synthesis and DFT experience.
About Us
IMC is a research-driven trading firm where quantitative modeling, machine learning, and engineering shape how modern markets are traded. A stabilizing force in markets since 1989, we provide liquidity across trading venues, delivering the best outcome in value and risk management to investors. Using our own technology and capital, we build proprietary systems and algorithms that operate across global markets. Our researchers, traders, and engineers work as a collective, combining rapid experimentation, advanced infrastructure, and real-time feedback to turn insight into execution and execution into advantage.
About the company
IMC Trading
Large Enterprise
IMC Trading is a global proprietary trading firm that leverages technology and quantitative research to optimize trading strategies across a variety of asset classes, including equities, commodities, and derivatives. Founded in 1989 and headquartered in Amsterdam, IMC operates with a commitment to innovation and collaboration, fostering an environment where talented professionals can thrive. The firm is dedicated to responsible trading practices and actively engages in market-making to ensure liquidity and efficiency in financial markets worldwide. With a focus on continuous improvement and data-driven decision-making, IMC Trading is a leader in the fast-paced world of trading and investment.