Role at a glance
- Job function
-
Engineering & R&D Semiconductor & Display Engineering
- Salary
- Not Disclosed
- Location
- Santa Clara, California, United States
- Employment
- Full-time
Spotted an issue?
We’ll check it against the original posting.
About the role
Original posting provided by NVIDIA
We are now looking for a Senior Mixed Signal Design Engineer to be part of the Mixed Signal design team building next generation NVLINK. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. The team is responsible for the development and implementation of high-speed interfaces and analog circuits. Gain hands-on experience taking innovative integrated circuit designs at data rates of 100Gbps and higher from concept through silicon characterization. Come join our dynamic team today!
What you'll be doing:
- You will be part of the design and implementation of high-speed interface circuits; Have the chance to create projects including high speed transceivers and high frequency PLLs.
- Become involved in the design, simulation, and verification of mixed-signal circuits; Lead mask designers, provide mentorship for floorplan and layout design.
- Provide support to the lab characterization of silicon and pursue the challenges of circuit design in deep submicron CMOS.
- You will take designs through implementation and productizing.
- Collaborate with multi-functional teams.
What we need to see:
- MS in Electrical Engineering (or equivalent experience), PhD preferred
- 4+ years of design experience in CMOS analog / mixed-signal circuit
- Working knowledge of Cadence custom design tools, circuit simulator, timing analysis tool; Your extensive design experience in Data Converters, Tx, Rx, CDR, PLL for high-speed IO interfaces.
- Someone who's an exceptional teammate with good interpersonal skills; Validated experience in leading and mentoring designers.
- In-depth understanding of deep submicron CMOS process and related circuit design issues; Proven experience in silicon bring-up, debugging and use of lab instrumentation is required.
- Knowledge in system level timing budget, signal integrity, and power integrity is a plus; Experience in Verilog, Matlab, Nanotime is helpful.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people in the world working for us.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.You will also be eligible for equity and benefits.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.About the company
NVIDIA
Large Enterprise
NVIDIA is a leading technology company renowned for its graphics processing units (GPUs) and innovative computing solutions that enhance visual experiences across multiple platforms, including gaming, scientific research, and artificial intelligence. Founded in 1993, the company has expanded its offerings to include powerful AI frameworks and deep learning platforms, making significant contributions to industries such as gaming, data centers, automotive, and healthcare. NVIDIA's commitment to pushing the boundaries of visual computing continues to drive advancements in both hardware and software, positioning the company at the forefront of emerging technologies and digital transformation.